UnivIS
Information system of Friedrich-Alexander-University Erlangen-Nuremberg © Config eG 
FAU Logo
  Collection/class schedule    module collection Home  |  Legal Matters  |  Contact  |  Help    
search:      semester:   
 
 Layout
 
printable version

 
 
 Also in UnivIS
 
course list

lecture directory

 
 
events calendar

job offers

furniture and equipment offers

 
 

  Übungen zu CPU Entwurf mit VHDL (ÜCPU)

Lecturers
Dipl.-Inf. Marc Reichenbach, Konrad Häublein, M.Eng.

Details
Übung
2 cred.h
nur Fachstudium, Sprache Deutsch
Time and place: Mon 10:15 - 11:45, 02.153

Fields of study
WF CE-MA-INF 4-6 (ECTS-Credits: 2,5)
WPF INF-BA-V-RA 4-6 (ECTS-Credits: 2,5)
WPF INF-MA 1-4 (ECTS-Credits: 2,5)
WPF INF-LAG 1-7 (ECTS-Credits: 2,5)
WPF INF-BA 3 (ECTS-Credits: 2,5)

Additional information
Expected participants: 22

Assigned to: CPU Entwurf mit VHDL

Verwendung in folgenden UnivIS-Modulen
Startsemester SS 2015:
CPU Entwurf mit VHDL (CPU)
CPU Entwurf mit VHDL (Schwerpunkt CPU Entwicklung) (CPUC)
CPU Entwurf mit VHDL (Schwerpunkt VHDL) (CPUV)

Department: Chair of Computer Science 3 (Hardware Architectures)
UnivIS is a product of Config eG, Buckenhof