UnivIS
Information system of Friedrich-Alexander-University Erlangen-Nuremberg © Config eG 
FAU Logo
  Collection/class schedule    module collection Home  |  Legal Matters  |  Contact  |  Help    
search:      semester:   
 Lectures   Staff/
Facilities
   Room
directory
   Research-
report
   Publications   Internat.
contacts
   Thesis
offers
   Phone
book
 
 
 Layout
 
printable version

 
 
 Also in UnivIS
 
course list

lecture directory

 
 
events calendar

job offers

furniture and equipment offers

 
 
Departments >> Faculty of Engineering >> Department of Computer Science >> Chair of Computer Science 3 (Hardware Architectures) >>

  CPU Entwurf mit VHDL (CPU)

Lecturer
Dr.-Ing. Marc Reichenbach, Akad. Rat

Details
Vorlesung
Online
4 cred.h, Sprache Deutsch, Bitte anmelden: https://www.studon.fau.de/crs3597728_join.html
Zeit: Mon, Wed 16:15 - 17:45, 00.152-113; comments on time and place: Vermutlich über Zoom Bitte hier anmelden: https://www.studon.fau.de/crs3597728_join.html

Fields of study
WPF INF-BA-V-RA 4-6 (ECTS-Credits: 2,5)
WPF INF-MA 1-4 (ECTS-Credits: 2,5)
WPF INF-LAG 1-7 (ECTS-Credits: 2,5)
WF CE-MA 1-3 (ECTS-Credits: 2,5)
WPF ICT-MA-ES 1-4 (ECTS-Credits: 2,5)

Additional information
Expected participants: 15
www: https://www.studon.fau.de/crs3597728_join.html
Registration is required for this lecture.
Die Registration via: StudOn

Assigned lectures
UE ([online]):Übungen zu CPU Entwurf mit VHDL
Lecturers: Philipp Holzinger, M. Sc., Dr.-Ing. Marc Reichenbach, Akad. Rat
Zeit: Tue 10:15 - 11:45, 02.153; Wed 8:15 - 9:45, 02.153; comments on time and place: Vermutlich über Zoom

Verwendung in folgenden UnivIS-Modulen
Startsemester SS 2021:
CPU Entwurf mit VHDL (CPU)
CPU Entwurf mit VHDL (Schwerpunkt VHDL) (CPU-VHDL)

UnivIS is a product of Config eG, Buckenhof